Kandou
Digital Verification Engineer(m/w/x)
Full-timeOn-siteSenior
Saint-Sulpice, Dortmund
New Job?Nejo!
The AI Job Search Engine
KAKandou
Mixed Signal Verification Engineer(m/w/x)
Saint-Sulpice, Lausanne, Dortmund
Full-timeOn-siteSenior
Nejo AI Summary
Developing plans for high-speed SerDes designs in chip-chip link solutions. Very good knowledge of electrical/discrete test benches and solvers needed. Work on critical chip-chip link solutions for electronics evolution.
Requirements
- Good scripting techniques
- Good understanding of fabrication process, process corners, simulation, and verification setup
- Very good knowledge on electrical and discrete test benches / solvers in terms of run time optimization
- Very good knowledge about simulation tools and debugging techniques
- Good understanding of revision control
- Good communication and reporting skills
- At least 10 years of experience on digital/mixed signal/analog verification
- Experience in behavioral modelling
- Basic knowledge of analog building blocks
- Experience with fast analog solver e.g., Cadence APS, SpectreX / digital solver e.g., Cadence Xcelium
- Experience in constrained random testbench development
- Experience in System Verilog Assertions
- Experience with Cadence Ocean Script
- Experience with Cadence Virtuoso Framework: Schematic editor, Assembler, AMS
- Experience on high-speed communication systems such as SerDes would be a plus
- Good digital verification background with some Specman/SV UVM exposure and/or analog verification background
Tasks
- Develop verification plans for high-speed SerDes designs
- Debug and report issues to the design team
- Enhance methodologies with the verification team and EDA vendors
- Document and track verification tasks, bug findings, and methodology improvements
Work Experience
- 10 years
Education
- Bachelor's degree
Languages
- English – Native
Tools & Technologies
- Cadence APS
- SpectreX
- Cadence Xcelium
- Cadence Ocean Script
- Cadence Virtuoso Framework
Find the original job posting in its most current version here. Nejo automatically captured this job from the website of Kandou and processed the information on Nejo with the help of AI for you. Despite careful analysis, some information may be incomplete or inaccurate. Please always verify all details in the original posting! Content and copyrights of the original posting belong to the advertising company.
Not a perfect match?
- Kandou
Digital Verification Lead Engineer(m/w/x)
Full-timeOn-siteSeniorSaint-Sulpice, Dortmund - Kandou
Advanced R&D Analog Design Engineer(m/w/x)
Full-timeOn-siteSeniorSaint-Sulpice - Kandou
Modeling Engineer(m/w/x)
Full-timeOn-siteSeniorSaint-Sulpice, Lausanne - SICPA SA
Test Lead(m/w/x)
Full-timeOn-siteSeniorPrilly
KAKandou
Mixed Signal Verification Engineer(m/w/x)
Saint-Sulpice, Lausanne, Dortmund
Full-timeOn-siteSenior
Nejo AI Summary
Developing plans for high-speed SerDes designs in chip-chip link solutions. Very good knowledge of electrical/discrete test benches and solvers needed. Work on critical chip-chip link solutions for electronics evolution.
Requirements
- Good scripting techniques
- Good understanding of fabrication process, process corners, simulation, and verification setup
- Very good knowledge on electrical and discrete test benches / solvers in terms of run time optimization
- Very good knowledge about simulation tools and debugging techniques
- Good understanding of revision control
- Good communication and reporting skills
- At least 10 years of experience on digital/mixed signal/analog verification
- Experience in behavioral modelling
- Basic knowledge of analog building blocks
- Experience with fast analog solver e.g., Cadence APS, SpectreX / digital solver e.g., Cadence Xcelium
- Experience in constrained random testbench development
- Experience in System Verilog Assertions
- Experience with Cadence Ocean Script
- Experience with Cadence Virtuoso Framework: Schematic editor, Assembler, AMS
- Experience on high-speed communication systems such as SerDes would be a plus
- Good digital verification background with some Specman/SV UVM exposure and/or analog verification background
Tasks
- Develop verification plans for high-speed SerDes designs
- Debug and report issues to the design team
- Enhance methodologies with the verification team and EDA vendors
- Document and track verification tasks, bug findings, and methodology improvements
Work Experience
- 10 years
Education
- Bachelor's degree
Languages
- English – Native
Tools & Technologies
- Cadence APS
- SpectreX
- Cadence Xcelium
- Cadence Ocean Script
- Cadence Virtuoso Framework
Find the original job posting in its most current version here. Nejo automatically captured this job from the website of Kandou and processed the information on Nejo with the help of AI for you. Despite careful analysis, some information may be incomplete or inaccurate. Please always verify all details in the original posting! Content and copyrights of the original posting belong to the advertising company.
About the Company
Kandou
Industry
IT
Description
The company is an innovative leader in high-speed and energy-efficient chip-chip link solutions critical to the evolution of the electronics industry.
Not a perfect match?
- Kandou
Digital Verification Engineer(m/w/x)
Full-timeOn-siteSeniorSaint-Sulpice, Dortmund - Kandou
Digital Verification Lead Engineer(m/w/x)
Full-timeOn-siteSeniorSaint-Sulpice, Dortmund - Kandou
Advanced R&D Analog Design Engineer(m/w/x)
Full-timeOn-siteSeniorSaint-Sulpice - Kandou
Modeling Engineer(m/w/x)
Full-timeOn-siteSeniorSaint-Sulpice, Lausanne - SICPA SA
Test Lead(m/w/x)
Full-timeOn-siteSeniorPrilly