The Exploration Company
FPGA Engineer(m/w/x)
Full-timeOn-siteExperienced
München
New Job?Nejo!
The AI Job Search Engine
Designing SystemVerilog/Verilog modules for quantum control systems at a quantum computing startup. 3+ years FPGA development experience with timing closure expertise required. Focus on real-time distributed signal acquisition and generation.
Requirements
- 3+ years of FPGA development experience
- Bachelor’s or Master’s degree in Electrical Engineering or relevant field
- Proficiency in SystemVerilog, Verilog, or VHDL
- Experience with timing closure and static timing analysis
- Prior project experience in image/signal processing or control engineering
- Extensive knowledge of ARM AXI4, AXIStream, and AXI-Lite protocols
- Development of firmware on SoCs for ARM, RISC-V, or PC400 architectures
- Ability to work effectively with experimental physicists and engineers
- Controlling high-bandwidth (> 1 GSPS) ADC/DACs
- Rapid, high-fidelity camera acquisition and in-memory image processing
- Projects based on Xilinx SoC devices and toolchains: Vivado, Vitis/SDK
- Generation and management of embedded OS and BSP with Yocto or Petalinux
Tasks
- Design SystemVerilog/Verilog modules for quantum control systems
- Implement real-time distributed signal acquisition and generation with high-speed ADC/DAC
- Integrate vision interfaces such as CameraLink, CoaXpress, or DisplayPort/HDMI
- Create comprehensive testbenches and simulation modules using SystemVerilog/Verilog and/or Python (cocotb)
- Co-design memory-mapped firmware and software for PS-PL interfaces on SoCs
- Design robust clocking and trigger architectures for multi-board synchronization
Work Experience
- 3 years
Education
- Bachelor's degreeOR
- Master's degree
Languages
- English – Business Fluent
Tools & Technologies
- SystemVerilog
- Verilog
- VHDL
- ARM AXI4
- AXIStream
- AXI-Lite
- Vivado
- Vitis/SDK
- Yocto
- Petalinux
Find the original job posting in its most current version here. Nejo automatically captured this job from the website of planqc and processed the information on Nejo with the help of AI for you. Despite careful analysis, some information may be incomplete or inaccurate. Please always verify all details in the original posting! Content and copyrights of the original posting belong to the advertising company.
Not a perfect match?
- IQM Quantum Computers
Senior/Staff Quantum Engineer, Readout & Reset(m/w/x)
Full-timeOn-siteSeniorMünchen - AQT
Quantum Systems Engineer(m/w/x)
Full-timeOn-siteExperiencedMünchenfrom 46,807.32 / year - IQM Quantum Computers
Quantum Error Correction Engineer(m/w/x)
Full-timeOn-siteExperiencedMünchen - The Exploration Company
Radiation Engineer for Space Electronics(m/w/x)
Full-timeOn-siteExperiencedMünchen
Designing SystemVerilog/Verilog modules for quantum control systems at a quantum computing startup. 3+ years FPGA development experience with timing closure expertise required. Focus on real-time distributed signal acquisition and generation.
Requirements
- 3+ years of FPGA development experience
- Bachelor’s or Master’s degree in Electrical Engineering or relevant field
- Proficiency in SystemVerilog, Verilog, or VHDL
- Experience with timing closure and static timing analysis
- Prior project experience in image/signal processing or control engineering
- Extensive knowledge of ARM AXI4, AXIStream, and AXI-Lite protocols
- Development of firmware on SoCs for ARM, RISC-V, or PC400 architectures
- Ability to work effectively with experimental physicists and engineers
- Controlling high-bandwidth (> 1 GSPS) ADC/DACs
- Rapid, high-fidelity camera acquisition and in-memory image processing
- Projects based on Xilinx SoC devices and toolchains: Vivado, Vitis/SDK
- Generation and management of embedded OS and BSP with Yocto or Petalinux
Tasks
- Design SystemVerilog/Verilog modules for quantum control systems
- Implement real-time distributed signal acquisition and generation with high-speed ADC/DAC
- Integrate vision interfaces such as CameraLink, CoaXpress, or DisplayPort/HDMI
- Create comprehensive testbenches and simulation modules using SystemVerilog/Verilog and/or Python (cocotb)
- Co-design memory-mapped firmware and software for PS-PL interfaces on SoCs
- Design robust clocking and trigger architectures for multi-board synchronization
Work Experience
- 3 years
Education
- Bachelor's degreeOR
- Master's degree
Languages
- English – Business Fluent
Tools & Technologies
- SystemVerilog
- Verilog
- VHDL
- ARM AXI4
- AXIStream
- AXI-Lite
- Vivado
- Vitis/SDK
- Yocto
- Petalinux
Find the original job posting in its most current version here. Nejo automatically captured this job from the website of planqc and processed the information on Nejo with the help of AI for you. Despite careful analysis, some information may be incomplete or inaccurate. Please always verify all details in the original posting! Content and copyrights of the original posting belong to the advertising company.
About the Company
planqc
Industry
IT
Description
The company is a pioneering quantum computing startup specializing in developing highly scalable neutral-atom quantum computers.
Not a perfect match?
- The Exploration Company
FPGA Engineer(m/w/x)
Full-timeOn-siteExperiencedMünchen - IQM Quantum Computers
Senior/Staff Quantum Engineer, Readout & Reset(m/w/x)
Full-timeOn-siteSeniorMünchen - AQT
Quantum Systems Engineer(m/w/x)
Full-timeOn-siteExperiencedMünchenfrom 46,807.32 / year - IQM Quantum Computers
Quantum Error Correction Engineer(m/w/x)
Full-timeOn-siteExperiencedMünchen - The Exploration Company
Radiation Engineer for Space Electronics(m/w/x)
Full-timeOn-siteExperiencedMünchen