Microchip Technology Inc.
Senior Engineer – Validation and Design(m/w/x)
Full-timeOn-siteSenior
Dresden
New Job?Nejo!
Your personal AI career agent
MIMicrochip Technology Inc.
Senior Engineer – Verification(m/w/x)
Dresden
Full-timeOn-siteSenior
Nejo AI Summary
Driving UVM and assertion-based verification for digital and mixed-signal designs, debugging failures. 8-10 years ASIC/FPGA experience with UVM and SystemVerilog Assertions expertise required. Global team collaboration on design and architecture.
Requirements
- Degree in Electrical or Computer Engineering
- 8-10 years ASIC/FPGA verification experience
- Expertise in UVM and SystemVerilog Assertions
- Understanding of digital design and simulation
- Scripting experience for automation
- Excellent problem-solving and analytical skills
- Ability to work collaboratively
- Experience mentoring and developing engineering talent
- Excellent written and verbal English communication
- Experience with mixed-signal verification
- Familiarity with major vendor EDA tools
- Knowledge of PCIe, Ethernet, and USB
- Experience in safety-critical domains (plus)
Tasks
- Develop and maintain verification plans for digital designs
- Implement environments for mixed-signal designs
- Collaborate with global design and architecture teams
- Debug failures to identify and resolve root causes
- Drive adoption of UVM and assertion-based verification
- Define coverage metrics for design functionality
- Review and approve test plans and coverage reports
- Mentor junior engineers on technical best practices
- Evaluate new tools to improve verification efficiency
- Provide expert feedback during design reviews
- Communicate project risks and results to stakeholders
Work Experience
- 8 - 10 years
Education
- Bachelor's degreeOR
- Master's degree
Languages
- English – Business Fluent
Tools & Technologies
- ASIC
- FPGA
- UVM
- SystemVerilog Assertions (SVA)
- Python
- Perl
- Tcl
- Synopsys
- Cadence
- Mentor
- PCIe
- Ethernet
- USB
Benefits
Competitive Pay
- Competitive compensation
Mentorship & Coaching
- Professional growth support
Career Advancement
- Career advancement opportunities
Find the original job posting in its most current version here. Nejo automatically captured this job from the website of Microchip Technology Inc. and processed the information on Nejo with the help of AI for you. Despite careful analysis, some information may be incomplete or inaccurate. Please always verify all details in the original posting! Content and copyrights of the original posting belong to the advertising company.
Like this job?
BetaYour Career Agent finds similar jobs for you every day.
Not a perfect match?
- KLA
Senior AI Engineer(m/w/x)
Full-timeOn-siteSeniorDresden - Teleconnect GmbH
Senior Hardware Engineer(m/w/x)
Full-timeOn-siteSeniorDresden - KLA
Senior DevOps Engineer(m/w/x)
Full-timeOn-siteSeniorDresden - GF Dresden Mod Two LLC&Co.KG
Junior Digital Circuit Designer(m/w/x)
Full-timeOn-siteJuniorDresden
MIMicrochip Technology Inc.
Senior Engineer – Verification(m/w/x)
Dresden
Full-timeOn-siteSenior
Nejo AI Summary
Driving UVM and assertion-based verification for digital and mixed-signal designs, debugging failures. 8-10 years ASIC/FPGA experience with UVM and SystemVerilog Assertions expertise required. Global team collaboration on design and architecture.
Requirements
- Degree in Electrical or Computer Engineering
- 8-10 years ASIC/FPGA verification experience
- Expertise in UVM and SystemVerilog Assertions
- Understanding of digital design and simulation
- Scripting experience for automation
- Excellent problem-solving and analytical skills
- Ability to work collaboratively
- Experience mentoring and developing engineering talent
- Excellent written and verbal English communication
- Experience with mixed-signal verification
- Familiarity with major vendor EDA tools
- Knowledge of PCIe, Ethernet, and USB
- Experience in safety-critical domains (plus)
Tasks
- Develop and maintain verification plans for digital designs
- Implement environments for mixed-signal designs
- Collaborate with global design and architecture teams
- Debug failures to identify and resolve root causes
- Drive adoption of UVM and assertion-based verification
- Define coverage metrics for design functionality
- Review and approve test plans and coverage reports
- Mentor junior engineers on technical best practices
- Evaluate new tools to improve verification efficiency
- Provide expert feedback during design reviews
- Communicate project risks and results to stakeholders
Work Experience
- 8 - 10 years
Education
- Bachelor's degreeOR
- Master's degree
Languages
- English – Business Fluent
Tools & Technologies
- ASIC
- FPGA
- UVM
- SystemVerilog Assertions (SVA)
- Python
- Perl
- Tcl
- Synopsys
- Cadence
- Mentor
- PCIe
- Ethernet
- USB
Benefits
Competitive Pay
- Competitive compensation
Mentorship & Coaching
- Professional growth support
Career Advancement
- Career advancement opportunities
Find the original job posting in its most current version here. Nejo automatically captured this job from the website of Microchip Technology Inc. and processed the information on Nejo with the help of AI for you. Despite careful analysis, some information may be incomplete or inaccurate. Please always verify all details in the original posting! Content and copyrights of the original posting belong to the advertising company.
Like this job?
BetaYour Career Agent finds similar jobs for you every day.
About the Company
Microchip Technology Inc.
Industry
Manufacturing
Description
The company designs technology that powers the world and supports employee growth and innovation.
Not a perfect match?
- Microchip Technology Inc.
Senior Engineer – Validation and Design(m/w/x)
Full-timeOn-siteSeniorDresden - KLA
Senior AI Engineer(m/w/x)
Full-timeOn-siteSeniorDresden - Teleconnect GmbH
Senior Hardware Engineer(m/w/x)
Full-timeOn-siteSeniorDresden - KLA
Senior DevOps Engineer(m/w/x)
Full-timeOn-siteSeniorDresden - GF Dresden Mod Two LLC&Co.KG
Junior Digital Circuit Designer(m/w/x)
Full-timeOn-siteJuniorDresden