The AI Job Search Engine
Senior/Staff Backend Compiler Engineer(m/w/x)
Optimizing in-house DSL and compiler backends for heterogeneous AI hardware at 150-person semiconductor startup. Deep expertise in low-level computation optimization and computer architecture required. Company share options, comprehensive pension and insurance package.
Requirements
- Master’s, PhD in Computer Science, or related field
- 5+ years experience in compiler development
- Understanding of compiler backend concepts
- Experience optimizing computations at low level
- Understanding of computer architecture concepts
- Familiarity with heterogeneous computing architectures
- Strong Python and good C++ skills
- Collaborative teamwork skills
- Experience with modern compiler frameworks
- Experience with domain-specific languages
- Experience with RISC-V architecture
- Experience optimizing deep learning workloads
- Experience with hardware/software co-design
- Experience in performance analysis and profiling
Tasks
- Add new features to the in-house DSL
- Enhance the existing compiler stack
- Improve the kernel-developer experience
- Optimize the compiler backend for heterogeneous hardware
- Manage compute and memory usage efficiency
- Optimize data movement across memory hierarchies
- Evolve the kernel language for internal and external users
- Design backend optimizations for CPU and NPU
- Implement memory planning and tiling strategies
- Apply vectorization and task partitioning techniques
- Develop concurrency optimizations for compute and memory
- Contribute to compiler infrastructure and intermediate representations
- Build and refine compiler optimization passes
- Analyze performance bottlenecks using profiling and benchmarking
- Implement performance improvements based on data
- Provide technical direction and mentor junior engineers
- Promote engineering best practices within the team
- Collaborate with a distributed engineering team
Work Experience
- 5 years
Education
- Master's degree
Languages
- English – Business Fluent
Tools & Technologies
- Python
- C++
- MLIR
- LLVM
- TVM
- Triton
- cuTile
- RISC-V
- ARM
- x86
- GPU
- NPU
- DSP
Benefits
Competitive Pay
- Attractive compensation package
- Company shares option
Retirement Plans
- Pension plan
Other Benefits
- Extensive employee insurances
Informal Culture
- Open culture
- Equal opportunity environment
- Inclusive work environment
Startup Environment
- Collaborative ownership
Purpose-Driven Work
- Freedom with responsibility
Not a perfect match?
- Axelera AIFull-timeRemoteExperiencedZürich
- Axelera AI
Senior/Staff Applications Engineer - Embedded AI(m/w/x)
Full-timeRemoteExperiencedZürich, München - Axelera AI
Director - Silicon Logical Design(m/w/x)
Full-timeRemoteSeniorZürich - Axelera AI
Principal Engineer - Silicon Logical Design(m/w/x)
Full-timeRemoteSeniorZürich - Axelera AI
Processor Verification Engineer(m/w/x)
Full-timeRemoteSeniorZürich
Senior/Staff Backend Compiler Engineer(m/w/x)
Optimizing in-house DSL and compiler backends for heterogeneous AI hardware at 150-person semiconductor startup. Deep expertise in low-level computation optimization and computer architecture required. Company share options, comprehensive pension and insurance package.
Requirements
- Master’s, PhD in Computer Science, or related field
- 5+ years experience in compiler development
- Understanding of compiler backend concepts
- Experience optimizing computations at low level
- Understanding of computer architecture concepts
- Familiarity with heterogeneous computing architectures
- Strong Python and good C++ skills
- Collaborative teamwork skills
- Experience with modern compiler frameworks
- Experience with domain-specific languages
- Experience with RISC-V architecture
- Experience optimizing deep learning workloads
- Experience with hardware/software co-design
- Experience in performance analysis and profiling
Tasks
- Add new features to the in-house DSL
- Enhance the existing compiler stack
- Improve the kernel-developer experience
- Optimize the compiler backend for heterogeneous hardware
- Manage compute and memory usage efficiency
- Optimize data movement across memory hierarchies
- Evolve the kernel language for internal and external users
- Design backend optimizations for CPU and NPU
- Implement memory planning and tiling strategies
- Apply vectorization and task partitioning techniques
- Develop concurrency optimizations for compute and memory
- Contribute to compiler infrastructure and intermediate representations
- Build and refine compiler optimization passes
- Analyze performance bottlenecks using profiling and benchmarking
- Implement performance improvements based on data
- Provide technical direction and mentor junior engineers
- Promote engineering best practices within the team
- Collaborate with a distributed engineering team
Work Experience
- 5 years
Education
- Master's degree
Languages
- English – Business Fluent
Tools & Technologies
- Python
- C++
- MLIR
- LLVM
- TVM
- Triton
- cuTile
- RISC-V
- ARM
- x86
- GPU
- NPU
- DSP
Benefits
Competitive Pay
- Attractive compensation package
- Company shares option
Retirement Plans
- Pension plan
Other Benefits
- Extensive employee insurances
Informal Culture
- Open culture
- Equal opportunity environment
- Inclusive work environment
Startup Environment
- Collaborative ownership
Purpose-Driven Work
- Freedom with responsibility
About the Company
Axelera AI
Industry
IT
Description
The company is creating the next-generation AI platform to support advancements in humanity and improve the world.
Not a perfect match?
- Axelera AI
Senior/Staff AI Graph Compiler Engineer(m/w/x)
Full-timeRemoteExperiencedZürich - Axelera AI
Senior/Staff Applications Engineer - Embedded AI(m/w/x)
Full-timeRemoteExperiencedZürich, München - Axelera AI
Director - Silicon Logical Design(m/w/x)
Full-timeRemoteSeniorZürich - Axelera AI
Principal Engineer - Silicon Logical Design(m/w/x)
Full-timeRemoteSeniorZürich - Axelera AI
Processor Verification Engineer(m/w/x)
Full-timeRemoteSeniorZürich